Performance Modeling and Tweaking with the Roofline Model

Case Study in Matrix-Matrix Multiplication

Felix Schwinger

High-Performance and Automatic Computing July 06, 2016

Agenda

Introduction Performance Models Motivation

Roofline Model Creating a Roofline Model Performance Tuning Using the Roofline Model

Conclusion

Agenda

Introduction
Performance Models
Motivation

Roofline Model

Creating a Roofline Model

Performance Tuning Using the Roofline Mode

Conclusion

 Simplify the task of understanding and improving performance of an application

- Simplify the task of understanding and improving performance of an application
- The model should accurately predict the program's performance

- Simplify the task of understanding and improving performance of an application
- The model should accurately predict the program's performance
- The model should be easy to use

- Simplify the task of understanding and improving performance of an application
- The model should accurately predict the program's performance
- The model should be easy to use
- Possible tweaks should be shown by the model

Motivation

■ Performance and scalability can be non-intuitive for new programmers

Motivation

- Performance and scalability can be non-intuitive for new programmers
- Different levels of parallelism need to be exploited on new architectures (Task-Level Parallelism, Instruction Level Parallelism)

Motivation

- Performance and scalability can be non-intuitive for new programmers
- Different levels of parallelism need to be exploited on new architectures (Task-Level Parallelism, Instruction Level Parallelism)
- Helps to evaluate if a given change to a system or application offers performance benefits before implementing it

Agenda

Introduction
Performance Models
Motivation

Roofline Model
Creating a Roofline Model
Performance Tuning Using the Roofline Model

Conclusion

Provides a graph depicting performance expectations

- Provides a graph depicting performance expectations
- Shows hardware performance limitations for a given kernel


- Provides a graph depicting performance expectations
- Shows hardware performance limitations for a given kernel
- Shows the benefit of a few optimizations

Audience


■ Novice programmers just starting to write parallel kernels

Audience

- Novice programmers just starting to write parallel kernels
- Not for people interested in fine tuning, only gives general advices




$$P = \min(P_{peak}, I * b_s)$$




$$P = \min(P_{peak}, I * b_s)$$

 P_{peak} is the peak performance of the processor (F/s)



 $P = \min(P_{peak}, I * b_s)$

- P_{peak} is the peak performance of the processor (F/s)
- b_s is peak bandwidth of the architecture (B/s)



 $P = \min(P_{peak}, I * b_s)$

- P_{peak} is the peak performance of the processor (F/s)
- b_s is peak bandwidth of the architecture (B/s)
- I is the computational intensity of the kernel (F/B)

How to obtain those values?

- Calculate Peak Performance as product of:
 - → Cycles per second
 - → Number of cores
 - → Instructions per cycle
 - → Flops per instruction

How to obtain those values?

- Calculate Peak Performance as product of:
 - → Cycles per second
 - → Number of cores
 - → Instructions per cycle
 - → Flops per instruction
- Measure memory bandwidth with the STREAM benchmark

How to obtain those values?

- Calculate Peak Performance as product of:
 - → Cycles per second
 - → Number of cores
 - → Instructions per cycle
 - → Flops per instruction
- Measure memory bandwidth with the STREAM benchmark
- Calculate Operational Intensity from the algorithm

Name	CPU Model	Clock Speed	Cores	SIMD	FMA	Bandwidth	Performance
MPI-S	Intel Westmere X5675	3.07 GHz	2×6	SSE	No	$40~\mathrm{GB/s}$	
Home	Intel Haswell E3-1220v3	3.10 GHz	1×4	AVX2	Yes	$16~\mathrm{GB/s}$	

Name	CPU Model	Clock Speed	Cores	SIMD	FMA	Bandwidth	Performance
MPI-S	Intel Westmere X5675	3.07 GHz	2×6	SSE	No	40 GB/s	
Home	Intel Haswell E3-1220v3	3.10 GHz	1×4	AVX2	Yes	16 GB/s	

■ Peak Flops = cycles per second * number of cores * flops per instruction * instruction per cycle

Name	CPU Model	Clock Speed	Cores	SIMD	FMA	Bandwidth	Performance
MPI-S	Intel Westmere X5675	3.07 GHz	2×6	SSE	No	40 GB/s	147.36 GFlops
Home	Intel Haswell E3-1220v3	3.10 GHz	1×4	AVX2	Yes	$16~\mathrm{GB/s}$	

- Peak Flops = cycles per second * number of cores * flops per instruction * instruction per cycle
- MPI-S: 3.07 GHz * 12 cores * 1 * 4 (2-wide SSE2 addition + 2-wide SSE2 multiplication) = 147.36 GFlops

Name	CPU Model	Clock Speed	Cores	SIMD	FMA	Bandwidth	Performance
MPI-S	Intel Westmere X5675	3.07 GHz	2×6	SSE	No	40 GB/s	147.36 GFlops
Home	Intel Haswell E3-1220v3	3.10 GHz	1×4	AVX2	Yes	$16~\mathrm{GB/s}$	198.4 GFlops

- Peak Flops = cycles per second * number of cores * flops per instruction * instruction per cycle
- MPI-S: 3.07 GHz * 12 cores * 1 * 4 (2-wide SSE2 addition + 2-wide SSE2 multiplication) = 147.36 GFlops
- Home: 3.10 GHz * 4 cores * 2 * 8 (2 4-wide FMA instructions) = 198.4 GFlops

```
for (i=0; i<N; i++)
 for(j=0; j<N; j++)
    for (k=0; k<N; k++)
      res[i][j] += mul1[i][k] * mul2[k][j];
```

- Operational Intensity $I = \frac{f}{m}$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache

```
for (i=0; i<N; i++)
 for(j=0; j<N; j++)
    for (k=0; k<N; k++)
      res[i][j] += mul1[i][k] * mul2[k][j];
```

- Operational Intensity $I = \frac{f}{m}$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache
- Assume there is enough room for a few matrix rows of size N
- Not enough memory for all N^2 elements of a matrix

```
for (i=0; i<N; i++)
 for(j=0; j<N; j++)
    for (k=0; k<N; k++)
      res[i][j] += mul1[i][k] * mul2[k][j];
```


- Operational Intensity $I = \frac{f}{m} \approx \frac{2*N^3}{1*N^3} = 2$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache
- Assume there is enough room for a few matrix rows of size N
- Not enough memory for all N^2 elements of a matrix

```
for (i=0; i<N; i++)
for(j=0; j<N; j++)
for (k=0; k<N; k++)
res[i][j] += mul1[i][k] * mul2[k][j];</pre>
```

- Operational Intensity $I = \frac{f}{m} \approx \frac{2*N^3}{1*N^3} = 2$
 - \rightarrow f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache
- Assume there is enough room for a few matrix rows of size N
- Not enough memory for all N^2 elements of a matrix

Horrible performance, do not use if performance is relevant Highly optimized libraries available for linear algebra operations

Roofline Model for naive Matrix-Matrix Multiplication



```
for (i = 0; i < N; i += b)
  for (j = 0; j < N; j += b)
    for (k = 0; k < N; k += b)
      for (i2 = 0: i2 < b: ++i2)
        for (k2 = 0; k2 < b; ++k2)
          for (j2 = 0; j2 < b; ++j2)
             res[i2][j2] += mul1[i2][k2]*mul2[k2][j2];
```

- Operational Intensity $I = \frac{f}{m}$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache

```
for (i = 0; i < N; i += b)
  for (j = 0; j < N; j += b)
    for (k = 0; k < N; k += b)
      for (i2 = 0: i2 < b: ++i2)
        for (k2 = 0; k2 < b; ++k2)
          for (j2 = 0; j2 < b; ++j2)
             res[i2][j2] += mul1[i2][k2]*mul2[k2][j2];
```

- Operational Intensity $I = \frac{f}{m}$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache
- Ignore cost of moving res, each block only moves twice
- Each block of mul1 and mul2 moves N times


```
for (i = 0; i < N; i += b)
  for (j = 0; j < N; j += b)
    for (k = 0; k < N; k += b)
      for (i2 = 0: i2 < b: ++i2)
        for (k2 = 0; k2 < b; ++k2)
          for (i2 = 0; i2 < b; ++i2)
             res[i2][j2] += mul1[i2][k2]*mul2[k2][j2];
```

- Operational Intensity $I = \frac{f}{m} \approx \frac{(2*b^3)*n^3}{(2*b^2)*n^3} = b$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache
 - \rightarrow n: $\frac{N}{h}$
- Ignore cost of moving res, each block only moves twice
- Each block of mul1 and mul2 moves N times

```
for (i = 0; i < N; i += b)
  for (j = 0; j < N; j += b)
    for (k = 0; k < N; k += b)
      for (i2 = 0: i2 < b: ++i2)
        for (k2 = 0; k2 < b; ++k2)
          for (j2 = 0; j2 < b; ++j2)
             res[i2][j2] += mul1[i2][k2]*mul2[k2][j2];
```

- Operational Intensity $I = \frac{f}{m} \approx \frac{(2*b^3)*n^3}{(2*b^2)*n^3} = b$
 - → f: # of floating-point adds and multiplies
 - → m: # of words moved between memory and cache
 - \rightarrow n: $\frac{N}{h}$
- Ignore cost of moving res, each block only moves twice
- Each block of mul1 and mul2 moves N times
- Better performance, but still much slower than tuned libraries

Roofline Model Tiled Matrix-Matrix Multiplication



■ SIMD allows to apply a operation to a "vector" in one cycle

- SIMD allows to apply a operation to a "vector" in one cycle
- Vector length for SSE: 128 bit, e.g. 4 floats, 2 double

- SIMD allows to apply a operation to a "vector" in one cycle
- Vector length for SSE: 128 bit, e.g. 4 floats, 2 double
- Vector length for AVX: 256 bit, e.g. 8 floats, 4 double

- SIMD allows to apply a operation to a "vector" in one cycle
- Vector length for SSE: 128 bit, e.g. 4 floats, 2 double
- Vector length for AVX: 256 bit, e.g. 8 floats, 4 double
- Haswell microarchitecture allows 2 AVX instructions per cycle


SIMD Optimization

Peak performance only attainable, if the algorithm vectorizes well

SIMD Optimization

- Peak performance only attainable, if the algorithm vectorizes well
- Without using SIMD a factor 2 for SSE and factor 4 for AVX is lost

Roofline Model SIMD Optimization



Fused Multiply-Add

■ FMA allows the operation $a \leftarrow a + (b * c)$ in a single cycle

Fused Multiply—Add

- FMA allows the operation $a \leftarrow a + (b * c)$ in a single cycle
- Performs two floating point operations in a single cycle

Fused Multiply-Add

- FMA allows the operation $a \leftarrow a + (b * c)$ in a single cycle
- Performs two floating point operations in a single cycle
- The result is only rounded once, i.e. result is more accurate


Fused Multiply-Add Optimization

■ Peak performance only attainable, if algorithm uses a well balanced mix of additions and multiplications

Fused Multiply-Add Optimization

- Peak performance only attainable, if algorithm uses a well balanced mix of additions and multiplications
- If only additions or only multiplications are used, a factor 2 of performance will be lost

Roofline Model Fused Multiply-Add optimization



Agenda

Introduction
Performance Models
Motivation

Roofline Model
Creating a Roofline Model
Performance Tuning Using the Roofline Mode

Performance Models are used for simpler evaluation of a program's performance

- Performance Models are used for simpler evaluation of a program's performance
- Creating a Roofline Model in a few simple steps

- Performance Models are used for simpler evaluation of a program's performance
- Creating a Roofline Model in a few simple steps
- Compute-bound and memory-bound algorithms

- Performance Models are used for simpler evaluation of a program's performance
- Creating a Roofline Model in a few simple steps
- Compute-bound and memory-bound algorithms
- Optimizing compute-bound code using the Roofline Model

References

- Williams, Samuel, Andrew Waterman, and David Patterson. (2009). Roofline: an insightful visual performance model for multicore architectures. Communications of the ACM 52.4 (2009): 65-76.
- Williams, Samuel, Andrew Waterman, and David Patterson. https://crd.lbl.gov/departments/computer-science/PAR/research/roofline/
- Drepper, Ulrich. (2007) What every programmer should know about memory. Red Hat, Inc 11 (2007)